

CLAIMS

What is claimed is:

1. An electronic circuit for self-repair of a random access memory array,
2 comprising:

4 a write selector circuit associated with each slice array, wherein the
random access memory is organized into a plurality of slice arrays,
6 wherein each slice array comprises at least one memory storage cell, and
wherein at least one of the slice arrays is redundant;
8
a read selector circuit associated with each slice array;
10
a remap selector circuit associated with each slice array; and
12
a remap register associated with each slice array, wherein when power is
14 applied to the circuit, the circuit automatically performs a self-test and
wherein when the self-test detects a defect, the remap register of the slice
16 array having the defect is set to indicate the presence of the defect
resulting in the associated remap selector circuit instructing the associated
18 write selector circuit to redirect data intended for storage in that slice
array to an adjacent slice array and instructing the associated read selector
20 circuit to redirect data read from the adjacent slice array to the output of
the defective slice array.

2. The electronic circuit as recited in claim 1, wherein when the self-test
4 detects that one of the slice arrays is defect free, the remap register
6 associated with that slice array is set to indicate that the slice array is
8 defect free resulting in the associated remap selector circuit instructing the
associated write selector circuit to direct data intended for storage in that
slice array to that slice array and instructing the associated read selector
circuit to direct data read from that slice array to the output of that slice
array.
3. The electronic circuit as recited in claim 1, wherein the remap selector
2 circuit associated with each slice array comprises an OR gate, wherein the
4 OR gate has a first OR-gate input, a second OR-gate input, and an OR-
6 gate output, wherein the first OR-gate input is connected to the OR-gate
8 output associated with the adjacent higher-numbered slice array, wherein
the second OR-gate input is connected to the output of the remap register,
and wherein the OR-gate output is connected to the input of the write
selector circuit and the read selector circuit.
4. The electronic circuit as recited in claim 1, wherein the write selector
2 circuit associated with each slice array comprises a write multiplexer,
4 wherein the write multiplexer has a first write-multiplexer input, a second
6 write-multiplexer input, a write-multiplexer control input, and a write-
8 multiplexer output, wherein the write-multiplexer control input is
10 connected to the output of the remap selector circuit, wherein the first
write-multiplexer input is connected to the second write-multiplexer input
associated with the adjacent higher-numbered slice array, wherein the
second write-multiplexer input is connected to an output of an input
register, and wherein the write-multiplexer output is capable of
transferring data to the slice array.

5. The electronic circuit as recited in claim 1, wherein the read selector
2 circuit associated with each slice array comprises a read multiplexer,
4 wherein the read multiplexer has a first read-multiplexer input, a second
6 read-multiplexer input, a read-multiplexer control input, and a read-
8 multiplexer output, wherein the read-multiplexer control input is
10 connected to the output of the remap selector circuit, wherein the first
read-multiplexer input is capable of obtaining data from the slice array,
wherein the second read-multiplexer input is connected to the first read-
multiplexer input associated with the adjacent lowered-numbered slice
array, and wherein the read-multiplexer output is capable of transferring
data to an output register.

6. The electronic circuit as recited in claim 1, wherein the electronic circuit
2 is embedded within a bit-slice in an integrated circuit, wherein the bit-
4 slice comprises the slice array and other circuitry associated with the slice
array.

7. The electronic circuit as recited in claim 1, wherein when the defect is
2 present:
4 for each slice array subsequent to the slice array in which the defect is
6 present, the remap selector circuit instructs the write selector circuit to
8 redirect data intended for storage in that slice array to its adjacent slice
array, and
10 for each slice array subsequent to the slice array in which the defect is
12 present, the remap selector circuit instructs the read selector circuit to
redirect data read from its adjacent slice array to the output of the slice
array,

8. The electronic circuit as recited in claim 1, wherein the electronic circuit

2 is an integrated circuit.

9. The electronic circuit as recited in claim 1, wherein the electronic circuit
2 is embedded within a bit-slice in an integrated circuit, wherein the bit-
 slice comprises the slice array and other circuitry associated with the slice
4 array.